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Abstract. We present a transformation rule to convert linear codes into arithmetic
codes. Linear codes are usually used for error detection and correction in broadcast
and storage systems. In contrast, arithmetic codes are very suitable for protection
of software processing in computer systems. This paper shows how to transform
linear codes protecting the data stored in a computer system into arithmetic codes
safeguarding the operations built on this data. Combination of the advantages
of both coding mechanisms will increase the error detection capability in safety
critical applications for embedded systems by detection and correction of arbitrary
hardware faults.
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1 INTRODUCTION
The complexity and functionality of electronic controlled units have increased ever
more in several sectors of industry during recent years (e.g. automotive, aeronau-
tics). In addition, the requirements of these systems have become more demanding
in terms of safety, reliability and availability. In contrast to this progress, indus-
try demands a decrease in costs for electronics, while at the same time remaining
competitive. The use of inexpensive commodity hardware is the result. However,
the development of present micro-controllers follows the trend of decreasing feature
size that leads to less reliability; arbitrary hardware faults are more likely [1]. In-
creasing the fault tolerance of unreliable hardware is often a requirement in safety
critical applications. The consequence is the use of redundant hardware or of diverse
data [2, 3, 4]. The Laboratory for Safe and Secure Systems at the University of Ap-
plied Sciences in Regensburg developed, in collaboration with the TU Munich, the
Safely Embedded Software technique for the C programming language to safeguard
the execution of code on microprocessors [5, 6, 7, 8].
Modern broadcast and storage systems follow similar strict requirements for
reliability and safety. Disturbing influences can corrupt transmitted or stored data
in the same way they do during computation in a computer system. Techniques of
error detection and correction have been studied since Hamming researched codes
for increasing fault tolerance in storage systems for the first time [12]. Based on
this, a lot of improvements for error detection and correction were made: Cyclic
Linear Block Codes [13], Bose-Chaudhuri-Hocquenghem (BCH) codes [14] and Reed-
Solomon codes [15], just to mention the most important ones; but, linear codes are
not the optimal solution for coded data processing because they do not preserve the
code after arithmetic operations [11]. For an optimal error detection capability, code
transformations can be a possible solution for further improvements also in coded
data processing systems with memories and bus which have similar characteristics as
storage and transmission systems. For this reason, this article presents the required
background (Section 2) for a method to transform linear codes into arithmetic codes
(Section 3) and the performance in Section 4.
2 BACKGROUND
The ISO 26262 norm, “Road vehicles – Functional Safety”, recommends several
diagnostic techniques to detect possible occurring errors which are the state-of-
the-art. In Table ISO 26262-5, D.4 [16], only two techniques with high diagnostic
coverage (DC) are enumerated. Due to this norm, the highest DC is achievable
only with coded processing (like the SES framework) and reciprocal comparison by
software. The former executes the code in a transformed domain. Permanent errors
and transient errors are detected by a check of the validity of the code words. Based
on the normative approach, a closer look at coding techniques is valuable to get
deeper insights.
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An important metric for comparison of different codes is the residual error prob-
ability. This is the probability that a received code word is corrupted but no errors
are detected by the decoding algorithm. This is the case when the erroneous bits
in the received code word itself form a valid code word [20]. Based on a binary
symmetric channel model (BSC, see Figure 1), the analysis of linear block codes
and arithmetic codes (so-called AN code) shows that the probability for undetected







“sent bit“ “received bit“
Figure 1. The binary symmetric channel model describes the probability p that a single bit
changes its value or remains unchanged (1− p). There is no dependency between
two nearby bits. In contrast, there are other channels with memory described
in [21].
The BSC model is valid for channels where the single bits have no influence on
others. Thus, linear codes are excellent for protecting single-bit errors in data storage
and transmission, whereas the underlying channel model for arithmetic operations
has a kind of memory. The carry bit propagation of an addition has a direct influence
on nearby bits of a code word. Figure 2 shows a simple model of a computing system.
It consists of a data storage unit and a transmission bus for which the BSC model
is valid. Otherwise the BSC model cannot be used for the arithmetic logical unit
(ALU). An applicable channel model for the ALU must be developed in future
work.
Remark. IBM developed a code, which is also called Arithmetic Code, for lossless
data compression [17]; but not to be confused, this arithmetic encoding is part
of entropy encoding whereas the described AN codes are an example of channel
encoding and error detecting codes.
2.1 Algebra of Codes
Algebraic structures are the background for most error detecting and correcting
codes. An algebraic structure consists of a set of objects (e.g. numbers) and at least
one operation applied to this set [22]. Two important codes are the linear codes and
arithmetic codes, which have different algebraic structures [11]. An arithmetic code
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Figure 2. Simplified CPU model that shows the hardware components propagating arbi-
trary hardware faults. Using an adequate code for the different channel models,
a transformation of the code is required.
is a set of code words which are the product of two integer numbers X (= original
number) and A (= constant generator).
CAN := {A ·X | A,X ∈ Z} (1)
A finite set of numbers is more important for computer arithmetic because of the
limited register width of k bits in a micro-controller. The code words are out of
the set of all multiples of A, but smaller than the possible range of M = 2k. Such
a subset of integer numbers is called an ideal AZM in algebra. This finite subset
forms a ring under the two operations, addition and multiplication (AZM ,+M , ·M).
The sum and the product of two code words are divisible by the generator A and
the result is therefore a valid code word (see axiom of closure [22]). Linear codes use
other algebraic structure than arithmetic codes [19]. Instead of integer numbers, the
structure of linear codes consists of a more complex set of polynomials. A polynomial
is a different representation of a vector in a k-dimensional vector space [22]. The
coefficients of a polynomial are the digits of a number described by a positional
notation system. In a computer system, the number system is based on the finite
field of order two, the so-called Galois Field GF(2) or Z2 := {0, 1}. Thus an integer
number X is represented by the set of k binary digits in a computer system
~x = (xk−1, xk−2, . . . x1, x0)
with xi ∈ Z2, or in the polynomial representation:




xi · zi. (2)
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∣∣∣xi ∈ GF (2)} (3)
forms a ring of polynomials and under the two operations:
a(z)⊕ b(z) := c(z) (4)
with cj = (aj + bj) mod 2 and 0 ≤ j < k







mod 2 and 0 ≤ j < k.
Linear codes have a coding rule similar to that of arithmetic codes. Both codes are
generated by the multiplication based on their algebraic structure. This is the ordi-
nary integer multiplication for arithmetic codes and the polynomial multiplication
for linear codes.
CCRC := {g(z) x(z) | g(z), x(z) ∈ Z2[z]} (6)
2.2 Systematic Codes
Systematic codes are known from linear codes in communication systems. They
consist of k bits of information that is separated into the n−k bits of parity in their
binary representation [19]. Arithmetic codes can also be in a systematic form (see
Figure 3).
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Figure 3. The information of a systematic code word is separated into two segments. The
original number can be read directly from the code word. The parity bits are added
afterwards. The code word itself remains a multiple of A.
For systematic arithmetic codes, the code is not separable. The addition of
two systematic code words propagates possible carry bits into the information part.
The separated information of the result does not match the sum of both informa-
tion words (see Section 2.3). Systematic encoding is the basic principle for the
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code transformation described in Section 3. Rao already showed parallels between
arithmetic codes and linear block codes (see Table 1) [18].
Linear Block Codes Arithmetic Codes
c(z) = g(z) x2(z) = x1(z) zn−k ⊕ r(z) C = A ·X2 = X1 · 2n−k + R
with: with:
c(z) : code polynomial C : coded integer
g(z) : generator polynomial A : generator integer
x1(z) : information polynomial X1 : information integer
r(z) : remainder polynomial R : remainder integer
n : length of code word in bits
k : length of information word in bits
n− k : number of redundant bits
Table 1. Comparison between systematic linear and arithmetic codes
When analyzing the coding rules (Table 1) for both codes, we can see that
X1 6= X2 and x1(z) 6= x2(z). It is clear that X2 must be greater than X1 to fulfill
the equation. When coding a number, the terms X1 and x1(z) represent the original
values. Therefore, X2 and x2(z) are not important and need not be considered.
2.3 Coded Operations
The transformation of one algebraic structure into another one is called homomor-
phism. In general, a homomorphism maps one algebraic structure into the other.
Let (G,+) and (H,⊕) be two algebraic structures and ϕ the map function of the
sets G → H, then it must be ϕ(x + y) = ϕ(x) ⊕ ϕ(y). If there is a bijective ho-
momorphism between (G,+) and (H,⊕), then both structures are isomorphic [22].
The addition of polynomials differs from that of an ordinary addition. A polyno-
mial addition must be enhanced in a way that the above rule for a homomorphism
is satisfied. The coefficients of the polynomial are elements out of the Galois Field
GF(2) and possible carry bits are ignored. This difference between the two opera-
tions results in different outcomes and makes a correction c(z) necessary. For the
addition of two integers, it is
ϕ+ : X + Y → x(z)⊕ y(z)⊕ c(z). (7)
In [11], it was shown that the coded operation which is used for coded software
processing [6, 4] is a homomorphism. It defines operations of code words in such
a way that the result of this operation matches the coded result of the original
information word.
Example 1. For the addition of two arithmetic coded numbers,
+c : ϕ+(C1, C2) := C1 + C2 (8)
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for all C ∈ CAN . This means that no correction is necessary in the case of the
addition of two code words (in contrast to coded multiplication [11]). For systematic
encoded numbers, the sum of two coded numbers is also a systematic code word.
C1 + C2 = X1 · 2n−k + R1 + X2 · 2n−k + R2
= (X1 + X2) · 2n−k + (R1 + R2). (9)
With an ordinary adder unit in an ALU, there is the problem of an overflow of
the sum of the remainders R1 and R2. The carry bit will be propagated into the
information X of a systematic code. The result will be a valid code word, because
the result remains a multiple of A, but this carry bit propagation changes the value
of the information X. A special version of an adder must be used. Both parts, the
information and the remainder, must be handled separately (Figure 4).
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Figure 4. Special adder unit for addition of systematic arithmetic codes
When an overflow is detected in the remainder unit, the carry bit must not be
propagated to the information part; but then the remainder does not correspond
with the resulting information. The information number is not increased by the
propagated carry-bit.
Remark. Rao and previously Garner have described another form of systematic
codes. The so-called gAN code does not require special adders. For detailed infor-
mation see [18].
3 CODE TRANSFORMATION
In Section 2, we saw a close similarity between linear and arithmetic codes. Obvi-
ously, there is a simple rule to transform them to each other. This section shows
what the generator integer A and the polynomial g(z) must look like for a transfor-
mation. Let us begin with one important theorem from Rao [18].
Theorem 1. A systematic AN code has the form C = X1 · 2n−k + R = A · X2 if
and only if R = (−X1 · 2n−k) mod A with 2n−k−1 < A < 2n−k.
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Following Theorem 1, the remainder of a systematic AN code can be generally
expressed as follows:
C = X1 · 2n−k + R = A ·X2
⇒ R = A ·X2 −X1 · 2n−k. (10)
With X2 = X1 + 1, the remainder R of a systematic code is
R = A−X1 · (2n−k − A). (11)
The term 2n−k − A in Equation (11) is 1, if it is A = 2n−k − 1. The remainder can
be simplified to
R = A−X1. (12)
The remainder is always positive (R = 0). Consequently, X1 5 A and the range
of X1 depends on A. If the generator A is of the form 2
n−k − 1 (all bits are 1), the
remainder of the systematic code words are decreasing numbers beginning with A
(see example in Table 3).
Because of the homomorphism between the algebra of arithmetic codes and the
algebra of linear codes (see Section 2), the integer numbers and the operations of
Equation (11) are substituted as seen in Table 2:
R → r(z) : polynomial of remainder
X1 → x1(z) : polynomial of information word
A → a(z) : polynomial of generator
X1 −X2 → x1(z)⊕ x2(z)⊕ c(z) : subtraction of polynomials
with c(z) describes the borrow bits
X1 ·X2 → x1(z) x2(z)⊕ c(z) : multiplication of polynomials
with c(z) describes the carry bits
Table 2. Transformation rules from integer numbers to polynomials
The three terms of Equation (11) are substituted step by step now:
1. The subtraction (2n−k −A) causes a borrow bit in every consecutive digit. The
borrow bits c(z) are the same as a(z) but shifted by one to the left. The term
c(z) can be replaced by a(z) z.
2. The multiplication X1·(..) can be simplified. The subtraction within the brackets
always results in 1. A multiplication of a polynomial with 1 does not generate
any carry bits. The term c(z) for this multiplication can be ignored.
3. The last subtraction A−X1 · (..) is also a special case. If A = 2n−k− 1, then all
n− k coefficients of the polynomial a(z) are equal to 1. The subtraction of any
polynomials of the same or smaller order (that is, X 5 A, see definition above)
does not result in any borrow bits. Consequently, c(z) can be ignored, too.
It follows
⇒ r(z) = a(z)⊕ x1(z) {zn−k ⊕ a(z)⊕ a(z) z}. (13)
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Expanding the brackets and reordering Equation (13) leads to:
r(z) = a(z)⊕ x1(z) zn−k ⊕ x1(z) a(z)⊕ x1(z) a(z) z
r(z) = a(z)⊕ x1(z) zn−k ⊕ a(z) z  {x1(z) z−1 ⊕ x1(z)}. (14)
The term x1(z) z−1⊕x1(z) of Equation (14) is the binary XOR operation of x1(z)
with itself but shifted by one bit to the right. If x2(z) = x1(z)  z−1 ⊕ x1(z) and
x10 is the least significant bit of x1(z), then the term in brackets of Equation (14)
can be replaced by
x1(z) z−1 ⊕ x1(z) = x2(z)⊕ x10  z−1. (15)
The right shift of x1(z) removes the least significant bit out of the integer number;
but it must not be ignored and then
r(z) = a(z)⊕ x1(z) zn−k ⊕ a(z) z  x2(z)⊕ a(z) x10
with g(z) = a(z) z
⇒ r(z) = a(z){1⊕ x10} ⊕ x1(z) zn−k ⊕ g(z) x2(z)
⇒ c(z) = g(z) x2(z)
= x1(z) zn−k ⊕ a(z) {1⊕ x10}︸ ︷︷ ︸
=1, if x10=0
⊕r(z). (16)
If the least significant bit x10 = 0, then a(z) is not reduced and it inverts the
remainder polynomial r(z) compared to R. Table 3 shows an example of this effect
of the isomorphism between linear block codes and arithmetic codes.
X1 R r(z)
1 00001 11110 11110
2 00010 11101 00010
3 00011 11100 11100
4 00100 11011 00100
5 00101 11010 11010
6 00110 11001 00110
. . . . . . . . . . . .
Table 3. Isomorphism between an arithmetic and linear (15, 10) code with A = 31 = 25−1
and g(z) = a(z) z = z5 + z4 + z3 + z2 + z. Every second remainder R is inverted
compared to r(z). With both codes, the information is extended by n− k = 5 bits.
4 PERFORMANCE ESTIMATION
In the following part of the paper, an estimation for resource consumption and error
performance of the given approach is presented.
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4.1 Error Detection Capability
The error detection capability describes the performance of the code to detect bit
flips. The presented linear block code that is generated by the polynomial of the
form g(z) = a(z) z =
∑n−k−1
i=0 1 · zi+1 results in a code with a minimum hamming
distance of only two. This means that only single bit errors can be detected but not
corrected. The polynomial of the described form is indeed an irreducible polynomial,
but not primitive [19]. Only primitive polynomials generate codes with a minimum
hamming distance greater than two.
The range of the information X is limited to A. The required bits for the
remainder R are the same as for the information part of the code. The code rate,








for the example in Table 3. This means that only half of every code word represents
any information and the rest is redundancy. A comparison with rates of other codes
shows that the efficiency of this code is not ideal. There are codes with a rate of 0.5
which have a minimum hamming distance of more than two, and an error correction
is possible in this case.
4.2 Runtime Evaluation of Check
Verification of a code word is the evaluation of the remainder
R = C mod A
which must be zero in the case of no errors. The division operation in a micro-
controller consumes a lot of runtime. However, Rao [18] described a class of useful
codes for error detection when selecting A = 2n−k−1. In this case, the evaluation of
the remainder can be simplified and the modulo operation is substituted by a more
simple addition.
Let ~c = {cn−1, cn−2, . . . c1, c0} be the binary representation of a code word. These bits
are partitioned into l segments of length n−k. If these segments are Bl−1 . . . B1, B0,
then the modulo A of the sum of all segments Bj equals the modulo of the code
word C with
C mod A =
l−1∑
j=0
Bj mod A. (18)
The length of one segment Bj is n− k bits. The sum is also restricted to n− k bits.
A possible overflow must be added to the sum.
Example 2. Let C = 219 be the corrupted systematic code word for X = 6 with
A = 25 − 1 = 31. The binary representation for C is 0011011011b and it follows
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that there are two segments with B0 = 6 = 00110b and B1 = 27 = 11011b. If b
is the overflow bit of the sum of both segments B0 + B1 of size n − k bits each,
then B0 + B1 + b = 2 = 219 mod 31. The remainder is not equal to 0 and an
error is detected. Let C now be 217 without errors. Then B0 = 6 = 00110b and
B1 = 25 = 11001b. The sum is B0 + B1 = 6 + 25 = 31 and equals the generator A.
In this case, the modulo is always zero and no errors have occurred. The evaluation
for errors is reduced to the sum
∑l−1
j=0Bj and a following comparison with 0 or A.
5 CONCLUSION
We saw that the generator A is of the form 2c− 1, a simple transformation between
linear and arithmetic codes and vice versa is possible (see Section 3). Secondly,
the evaluation of error occurrence can be simplified to an addition instead of a divi-
sion. This makes the evaluation for an error more efficient compared to the standard
method with a modulo operation; but on the other hand, there are the disadvantages
of the error correction probability and the code rate. The approach of a transfor-
mation between linear and arithmetic codes introduced here results in a code rate
of 0.5 and a minimum hamming distance of only two. However, this type of code
required for the isomorphism is not as efficient as other codes. An improved error
performance is only possible when the same software is concurrently executed in
two redundant coded channels. As described in [10], one single fault can also be
corrected.
Furthermore, the transformation of codes can be useful in coded data processing.
According to [11], the simplified processor model consists of several channels with
different characteristics. BSC based operations like MOV or XOR match linear
codes and have a better residual error probability than comparable arithmetic codes
(see also [11]). In contrast, linear codes are not practical for arithmetic operations
like the addition (ADD) because of the missing carry-bit propagation [24]. Thus, the
presented code transformation has advantages for coded data processing if different
underlying error models are considered.
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